

0053989-051101




FIG. 1

144

MCB Address:
0x0070030

SPR Address: 0x0030

Reset value: 0x00000000

195




FIG. 2A

197

00000000-00000000




FIG. 2B




FIG. 3A




[illegible]

FIG. 3B



Description

The sum of source registers Rx and Ry is stored in target register Rt .

Syntax/Operation

TGT, SRC1, SRC2, SRC3

520

Instruction	Operands	Operation	ACF
ADD.[SP][AM].1D	Rte, Rxe, Rye	$Rto[Rte] \leftarrow Rxo[Rxe] + Ryo[Rye]$	Doubleword
[TF].ADD.[SP][AM].1D	Rte, Rxe, Rye	Do operation only if T/F condition is satisfied in F0	None
ADD.[SP][AM].1W	Rt, Rx, Ry	$Rt \leftarrow Rx + Ry$	Word
[TF].ADD.[SP][AM].1W	Rt, Rx, Ry	Do operation only if T/F condition is satisfied in F0	None
ADD.[SP][AM].2W	Rte, Rxe, Rye	$Rto \leftarrow Rxo + Ryo$ $Rte \leftarrow Rxe + Rye$	Dual Words
[TF].ADD.[SP][AM].2W	Rte, Rxe, Rye	Do operation only if T/F condition is satisfied in F0	None
ADD.[SP][AM].2H	Rt, Rx, Ry	$Rt.H1 \leftarrow Rx.H1 + Ry.H1$ $Rt.H0 \leftarrow Rx.H0 + Ry.H0$	Dual Halfwords
[TF].ADD.[SP][AM].2H	Rt, Rx, Ry	Do operation only if T/F condition is satisfied in F0	None
ADD.[SP][AM].4H	Rte, Rxe, Rye	$Rto.H1 \leftarrow Rxo.H1 + Ryo.H1$ $Rto.H0 \leftarrow Rxo.H0 + Ryo.H0$ $Rte.H1 \leftarrow Rxe.H1 + Rye.H1$ $Rte.H0 \leftarrow Rxe.H0 + Rye.H0$	Quad Halfwords
[TF].ADD.[SP][AM].4H	Rte, Rxe, Rye	Do operation only if T/F condition is satisfied in F0	None
ADD.[SP][AM].4B	Rt, Rx, Ry	$Rt.B3 \leftarrow Rx.B3 + Ry.B3$ $Rt.B2 \leftarrow Rx.B2 + Ry.B2$ $Rt.B1 \leftarrow Rx.B1 + Ry.B1$ $Rt.B0 \leftarrow Rx.B0 + Ry.B0$	Quad Bytes
[TF].ADD.[SP][AM].4B	Rt, Rx, Ry	Do operation only if T/F condition is satisfied in F0	None
ADD.[SP][AM].8B	Rte, Rxe, Rye	$Rto.B3 \leftarrow Rxo.B3 + Ryo.B3$ $Rto.B2 \leftarrow Rxo.B2 + Ryo.B2$ $Rto.B1 \leftarrow Rxo.B1 + Ryo.B1$ $Rto.B0 \leftarrow Rxo.B0 + Ryo.B0$ $Rte.B3 \leftarrow Rxe.B3 + Rye.B3$ $Rte.B2 \leftarrow Rxe.B2 + Rye.B2$ $Rte.B1 \leftarrow Rxe.B1 + Rye.B1$ $Rte.B0 \leftarrow Rxe.B0 + Rye.B0$	Octal Bytes
[TF].ADD.[SP][AM].8B	Rte, Rxe, Rye	Do operation only if T/F condition is satisfied in F0	None

FIG. 5B

MPYA - Multiply Accumulate

660

Encoding

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Group	S/P	Unit	MAU	opcode	Rte	0	Rx	Ry	CE3	MPack																					

FIG. 6A

620

Syntax/Operation

Instruction	Operands	Operation	ACF
MPYA.[SP]M.1[SU]W	Rte, Rx, Ry	Do operation below but do not affect ACFs	Word
MPYA[CNVZ].[SP]M.1[SU]W	Rte, Rx, Ry	$Rto \leftarrow Rte + (Rx * Ry)$	None
[TF].MPYA.[SP]M.1[SU]W	Rte, Rx, Ry	Do operation only if T/F condition is satisfied in ACFs	F0
MPYA.[SP]M.2[SU]H	Rte, Rx, Ry	Do operation below but do not affect ACFs	Dual Halfwords
MPYA[CNVZ].[SP]M.2[SU]H	Rte, Rx, Ry	$Rto \leftarrow Rte + (Rx.H1 * Ry.H1)$	None
[TF].MPYA.[SP]M.2[SU]H	Rte, Rx, Ry	Do operation only if T/F condition is satisfied in ACFs	F1
MPYA.[SP]M.4[SU]B	Rte, Rx, Ry	Do operation below but do not affect ACFs	Quad Bytes
MPYA[CNVZ].[SP]M.4[SU]B	Rte, Rx, Ry	$Rto.H1 \leftarrow Rto.H1 + (Rx.B3 * Ry.B3)$	None
[TF].MPYA.[SP]M.4[SU]B	Rte, Rx, Ry	Do operation only if T/F condition is satisfied in ACFs	F3
		$Rto.H0 \leftarrow Rto.H0 + (Rx.B2 * Ry.B2)$	F2
		$Rte.H1 \leftarrow Rte.H1 + (Rx.B1 * Ry.B1)$	F1
		$Rte.H0 \leftarrow Rte.H0 + (Rx.B0 * Ry.B0)$	F0
[TF].MPYA.[SP]M.4[SU]B	Rte, Rx, Ry	Do operation only if T/F condition is satisfied in F0	None

FIG. 6B

Arithmetic Scalar Flags Affected (on least significant operation)

C = Not affected
N = MSB of result
V = Not affected
Z = 1 if result is zero, 0 otherwise
Cycles: 2

Arithmetic Execution Unit

00 = ALU
01 = MAU
10 = DSU
11 = Reserved

Instruction Group

00 = Reserved
01 = Flow Control
10 = Load/Store (LU, SU)
11 = Arithmetic/Logical (ALU, MAU, DSU)


FIG. 6C

Mpack - Multiply Data Packing

000 = Reserved
001 = 2 Halfwords (2H)
010 = 1 Word (1W)
011 = Reserved
100 = Reserved
101 = 4 Halfwords (4H) for MPYH and MPYL
110 = Reserved
111 = Reserved

SP/PE Select

0 = SP
1 = PE







FIG. 7B

Received 32-bit XV2 Instruction


FIG. 8

31	30	29	28	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0										
S				XV2				UAF				RFI				V _h				SOFS				LOFS				AOFS				MOFS				DOFS			
Group/P				opcode																																			

IR1



PreDecode And RFI controls



SIW Bypass Path

XVc1

RFI Control Signals

IR2MUX1




FIG. 8